QuasarApp/openssl
4
0
Fork 0
mirror of https://github.com/QuasarApp/openssl.git synced 2025-04-30 11:44:37 +00:00
Code Issues Projects Releases Wiki Activity

SPARC assembly pack: enforce V8+ ABI constraints.

Browse Source 
Even though it's hard to imagine, it turned out that upper half of
arguments passed to V8+ subroutine can be non-zero.

["n" pseudo-instructions, such as srln being srl in 32-bit case and
srlx in 64-bit one, were implemented in binutils 2.10. It's assumed
that Solaris assembler implemented it around same time, i.e. 2000.]

Reviewed-by: Richard Levitte <levitte@openssl.org>
This commit is contained in:
Andy Polyakov 2016-06-30 15:57:57 +02:00
parent 0685b15a68
commit f198cc43a0
3 changed files with 10 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
crypto/des/asm/dest4-sparcv9.pl
View File

@ -106,7 +106,7 @@ $code.=<<___;
des_t4_cbc_encrypt: des_t4_cbc_encrypt:
cmp $len, 0 cmp $len, 0
be,pn $::size_t_cc, .Lcbc_abort be,pn $::size_t_cc, .Lcbc_abort
nop srln $len, 0, $len ! needed on v8+, "nop" on v9
ld [$ivec + 0], %f0 ! load ivec ld [$ivec + 0], %f0 ! load ivec
ld [$ivec + 4], %f1 ld [$ivec + 4], %f1
@ -207,7 +207,7 @@ des_t4_cbc_encrypt:
des_t4_cbc_decrypt: des_t4_cbc_decrypt:
cmp $len, 0 cmp $len, 0
be,pn $::size_t_cc, .Lcbc_abort be,pn $::size_t_cc, .Lcbc_abort
nop srln $len, 0, $len ! needed on v8+, "nop" on v9
ld [$ivec + 0], %f2 ! load ivec ld [$ivec + 0], %f2 ! load ivec
ld [$ivec + 4], %f3 ld [$ivec + 4], %f3
@ -315,7 +315,7 @@ $code.=<<___;
des_t4_ede3_cbc_encrypt: des_t4_ede3_cbc_encrypt:
cmp $len, 0 cmp $len, 0
be,pn $::size_t_cc, .Lcbc_abort be,pn $::size_t_cc, .Lcbc_abort
nop srln $len, 0, $len ! needed on v8+, "nop" on v9
ld [$ivec + 0], %f0 ! load ivec ld [$ivec + 0], %f0 ! load ivec
ld [$ivec + 4], %f1 ld [$ivec + 4], %f1
@ -467,7 +467,7 @@ des_t4_ede3_cbc_encrypt:
des_t4_ede3_cbc_decrypt: des_t4_ede3_cbc_decrypt:
cmp $len, 0 cmp $len, 0
be,pn $::size_t_cc, .Lcbc_abort be,pn $::size_t_cc, .Lcbc_abort
nop srln $len, 0, $len ! needed on v8+, "nop" on v9
ld [$ivec + 0], %f2 ! load ivec ld [$ivec + 0], %f2 ! load ivec
ld [$ivec + 4], %f3 ld [$ivec + 4], %f3

2
crypto/modes/asm/ghash-sparcv9.pl
View File

@ -453,6 +453,8 @@ gcm_gmult_vis3:
.align 32 .align 32
gcm_ghash_vis3: gcm_ghash_vis3:
save %sp,-$frame,%sp save %sp,-$frame,%sp
nop
srln $len,0,$len ! needed on v8+, "nop" on v9
ldx [$Xip+8],$C2 ! load Xi ldx [$Xip+8],$C2 ! load Xi
ldx [$Xip+0],$C3 ldx [$Xip+0],$C3

4
crypto/perlasm/sparcv9_modes.pl
View File

@ -48,6 +48,7 @@ ${alg}${bits}_t4_cbc_encrypt:
save %sp, -$::frame, %sp save %sp, -$::frame, %sp
cmp $len, 0 cmp $len, 0
be,pn $::size_t_cc, .L${bits}_cbc_enc_abort be,pn $::size_t_cc, .L${bits}_cbc_enc_abort
srln $len, 0, $len ! needed on v8+, "nop" on v9
sub $inp, $out, $blk_init ! $inp!=$out sub $inp, $out, $blk_init ! $inp!=$out
___ ___
$::code.=<<___ if (!$::evp); $::code.=<<___ if (!$::evp);
@ -265,6 +266,7 @@ ${alg}${bits}_t4_cbc_decrypt:
save %sp, -$::frame, %sp save %sp, -$::frame, %sp
cmp $len, 0 cmp $len, 0
be,pn $::size_t_cc, .L${bits}_cbc_dec_abort be,pn $::size_t_cc, .L${bits}_cbc_dec_abort
srln $len, 0, $len ! needed on v8+, "nop" on v9
sub $inp, $out, $blk_init ! $inp!=$out sub $inp, $out, $blk_init ! $inp!=$out
___ ___
$::code.=<<___ if (!$::evp); $::code.=<<___ if (!$::evp);
@ -624,6 +626,7 @@ $::code.=<<___;
.align 32 .align 32
${alg}${bits}_t4_ctr32_encrypt: ${alg}${bits}_t4_ctr32_encrypt:
save %sp, -$::frame, %sp save %sp, -$::frame, %sp
srln $len, 0, $len ! needed on v8+, "nop" on v9
prefetch [$inp], 20 prefetch [$inp], 20
prefetch [$inp + 63], 20 prefetch [$inp + 63], 20
@ -927,6 +930,7 @@ $::code.=<<___;
.align 32 .align 32
${alg}${bits}_t4_xts_${dir}crypt: ${alg}${bits}_t4_xts_${dir}crypt:
save %sp, -$::frame-16, %sp save %sp, -$::frame-16, %sp
srln $len, 0, $len ! needed on v8+, "nop" on v9
mov $ivec, %o0 mov $ivec, %o0
add %fp, $::bias-16, %o1 add %fp, $::bias-16, %o1